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FINAL REFQRT 
INTRODUCTION: 
A study and breadboard program f o r  the f eas ib i l i t y  of an Addressable 
Time Mvision D a t a  System w a s  undertaken by the Martin Company during the 
period of July 1965 through March 1966 under MSFC-NASA contract No. NA3 
8-20514. 
were submitted to  NASA i n  Maroh of 1966. 
gram the contract w a s  extended t o  cover the design of t en  un i t s  of a fly- 
able addressidentificationmodule and one unit of a measuring source to  
monitor ten high-level data  inputs. This report  covers the design, con- 
st ruct ion,  and t es t ing  of the prototype units. 
An operable breadboard and a f ina l  report (MARTIN CR-66-22) 
A t  the conclusion of t h i s  pro- 
0 
C 
One measuring sourae (multiplexer) and ten separate address processors were 
desilpled and constructed to meet flight specificationa per the requirement 
of amatended MSFC COXLkraCt Nks 6-20514. A l l  of these items were tes ted f o r  
proper operation under normal ground environment conditions and a complete 
s e t  of modules as assembled i n  the measuring source were subjeated to  various 
environmental tests . Specifically the measuring soume w a s  thermally tested,  
subjected to  humidity, subjected to  vibration, and evaluated i n  accordanoe 
w i t h  specif ic  electro-magnetic interference requirements. 
The operation of all modules appeared excellent from the very begin- 
ning of t e s t s  but there were some troubles with the power supply during 
tes t s .  
impedance short  which could not be corrected so a new supply w a s  bui l t .  The 
second power supply actually completed a l l  t e s t s  but at the end of the temp- 
erature cycling a f i l t e r  capacitor shorted. No design f a u l t  w a s  found tha t  
exslldoed **he f a i lu re  so a defective part  must be assumed. 
supply w a s  constructed and the temperature cycle repeated twice without 
f a i lu re  . 
BII t e s t s  revealed the need f o r  fur ther  f i l t e r i n g  of the input 28 
A n  initial power supply was encapsulated with a constructional high 
A t h i r d  power 
vol ts  to reduce the unitb potential  as an in te r fe r ing  source a t  the 15 NHz 
t o  50 MHz frequency range. The addition of two small ceramic capacitors 
at the input to the power supply a l l e v i t k d  t h i s  problem. While these 
capacitors were by necessitiy added external to  the supply, future designs 
could incorporate these capacitors i n  the module. 
D 
A l l  performance of the measuring source appears t o  have equaled o r  
&en the requirements exceeded the requirements of the specifications. 
f o r  2 10 mv 2 O.l$ accuracy of data measurement w a s  complied with as could 
be determined with the best  instrumentation possible. I n  review, the pro- 
gram i s  considered t o  be a very successful demonstration of the d is t r ibu ted  
telemetry multiplexer concept where a l l  multiplexers are interconnected to  
addressing and monitoring sources by a single address cable and a s ingle  
data  cable, respectively. 
door to  the advent of very f lexible  instrumentation systems where instru- 
mentation may be added o r  removed without much recabling or replannhg. 
The f eas ib i l i t y  of such a system opens the 
E 
I. BUJNESSULE TIME D I V I S I O N  DATA SYSTEM DESIGN 
E a r l i e r  study reports completely describe the Addressable Time Division 
'Data System but a review appears i n  order. Figure No. 1 is a block diagram. 
The block diagram shows several  measuring sources (otherwise ca l led  multiplexers) 
As shown by the diagram the measuring souroes a r e  addressed by a single address 
cable and commutate da ta  from m a n y  transducers in to  a common data  bus. 
measuring source functions as followst 
Each 
The address processor module receives a program of s e r i a l  d i g i t a l  ad- 
dresses from a spec i f ic  programmer o r  a multipurpose computer. "he addresses 
consis t  of ten binary b i t s  of data  where ones a r e  represented by posi t ive 
going pulses and zeros are negative going pulses. 
dress is  double amplitude for ident i f ica t ion  of an address completion. The 
address information is  returned to  zero voltage between each b i t  t rans i t ion  
s i m i l a r  t o  the current wave-form of an d2 recording system. Therefore, the 
term bi-level dZ is  used i n  describing tihe format hereafter.  
sor receives the addresses and s tores  each one of them f o r  one ten-bit address 
period. If the stored address matches one of the diode decoders operating the 
commutating switches t h a t  switch w i l l  be closed and the re la ted  data  trans- 
The tenth b i t  i n  each ad- 
0 
The adckess ;>races- 
ducer sampled. 
switches i n  the system will be addressed a t  the sample r a t e  programmed for a 
complete cycle of the programmer. 
As the program of addresses i s  transmitted a l l  of the commutating 
The commutating switches simply perform time sampling of transducers as 
they are addressed. 
period i n  length and equal t o  the data amplitude i n  height within the 
l i nea r  range of the switch. 
Data appears as a PAM pulse equal t o  an address t h e  
0 The switches serve t o  i s o l a t e  transducer8 from 
1 
I 
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each other, and from the da ta  bus except a t  the proper time of interrogation. 
An amplifier module i s  used t o  buffer the outputs o f  the commutating 
Hi& input impedmce is  provided to  the data switches from the data  bus. 
and low drive impedance is provided f o r  the line. 
contains a data  bus switch which i s  open unless a commutating switch re- 
l a t ed  to  that amplifier is addressed. 
from the data bus except f o r  the  one through which data i s  being sampled. 
The power s u ~ p l y  provides power a t  oorrect voltages f o r  the modules. 
The amplifier module also 
This i so la tes  all measuring souroes 
Also,proper ground i so la t ion  i s  provided f o r  low noise operation of the 
system. 
!he design and more detai led operation of each module is described in 
the following sections. 
3 
11. BDI;1RESS PROCESSOR MODULE 
A. Operation. 
Figure N0.2 is a block diagram of the address pracessorr The addresses 
are  fed in to  two amplifiers, one inverting and one non-inverting. The output 
of the non-inverting amplifier i s  used to  obtain ones. The output of the in- 
verting amplifier provides zeros. 
fer stage to conver4 lehe one and zero outputs t o  micro-logic reference levels. 
B i n a r y  summation of the zeros and ones a t  the micro-logic leve l  provides a 
clock f o r  timing purposes. In addition, the outputs of the amplifiers are 
summed through diodes to the input of a threshold amplifier. 
e i ther  posit ive going or negative going double-amplitude pulses are detected 
f o r  synchronization. 
regis ter .  
serial r eg i s t e r  plus 
The oontents of the storage register are  nanded at a two-bit l eve l  by buffer- 
nand c i r cu i t s  t o  provide t-wniq decoder bwee. All possible ten b i t  addresses 
mw be decoded by the use of 5-diode matrices conneoted properly to  the 
buses. Each group of f o u r  bums represent a l l  combinations of each two-bit 
groupings of the address. An address is  held i n  the storage r eg i s t e r  f o r  
the period between t\;o consecutive decode pulses. 
a re  not a par t  of the address processor but must be provided for each data  
point to  be sampled. 
Each amplifier drives a t rans is tor  buf- 
Consequently, 
Ones and zeros a re  shif ted in to  a 9 b i t  s e r i a l  s h i f t  
Upon the receipt  of the lW o r  sync pulse the nine b i t s  i n  the 
the 1- b i t  axe shif ted in to  a ten b i t  storage register. 
The 5-diode matrix decoders 
B. General Electronic Desim. 
The c r i t e r i a  chosen for the design were simplicity,  compactness, low 
power and high r e l i a b i l i t y  - not necessarily l i s t e d  i n  the order of  import- 
ance. Since these c r i t e r i a  are i n  many respects conflicting, compromises 
i n  the i r  usage a re  necessary. The compromises a re  frequently a matter of 
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personal judgment and subject t o  revisions as experienhes in the use of 
the end i t e m  may dictate, 
To achieve simplicity and compactness integrated c i r cu i t s  are employed 
to  the greatest  extent consistent with reasonable developent time and good 
economica. Lower power could be achieved with d iscre te  components. Smaller 
s i ze  could be achieved by fur ther  application of integrated c i rcu i t s ,  
l i a b i l i t y  comparisons f o r  the extremes i n  design i s  d i f f i cu l t .  
beoause of the reduced number of e lec t r ica l  connections the integrated c i r -  
cu i t s  may be considered more rel iable .  Figure No. 3 is a schematic diagram 
of the address processor . 
Re- 
Generally, 
C. Address Input Circuitry. 
The simplest form of input a i rcu i t ry  to detect and separate the 
'@ ones and aero8 i n  the address would be a transformer, The common mode re- 
jeot ion of t h i s  device could also be excellent but the deaiel  of a tram- 
former for a large range of clock frequencies i s  almost impossible. 
f o r g d i f f e r e n t i a l  amplifiers were chosen instead of a transformer. 
of amplifiers, one inverting and one non-inverting, provides fullwave de- 
There- 
The use 
tect ion,  impedance matching, and common mode noise immunitiy. The or iginal  
breadboard used integrated amplifiers manufactured by Motorola, but the 
frequency response w a s  a l i t t l e  lower than desired. 
type design other amplifiers were evaluated and the Fairchild ~ 8 7 0 2 8  (now 
lcA712) performed the beet. 
Pr ior  t o  the proto- 
The overal l  input to output gain of the amplifier design i s  approxi- 
mately one with micro-logic input voltage levels  f o r  the address signal. 
The rA712 amplifiers can be fed back to unity gain but the input bases 
are  l imited to  +1.5 volts. 
requirement is violated. 
@ With five vol t  input pulses and unity gain this 
Consequently, the amplifiers Al and A4 a re  fed 
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back fo r  a gain of s i x  and the input signal is divided by six. This feed- I 
back arrangement reduces the overall dc zero stabil i ty with temperature 
var ia t ions but the design is  s t i l l  quite adequate. 
i 
The input amplifier res i s tors  are divided in to  two parts wi th  diode 
clamps I+ and D 
necessary to  prevent saturat ing the amplifiers in the negative direct ion - 
the amplifiers being limited t o  about 2.5 volts  i n  t h e i r  negative output 
between inputs toclampreverse input voltage. This is 3 
voltage swing w i t h  the specified load and no l'pul1 down" res i s tor .  
amplifiers a re  operated with d i f fe ren t ia l  inputs to minimize ground loops 
The 
in a system ins t a l l a t ion  and to  minimize noise problems. 
jeot ion is much dependent upon input impedance matohing. 
Common mode re- 
The use of 1s 
r e s i s t o r s  w i l l  provide from 20 t o  40 db re jec t ion  which is  considered adequate 
f o r  the application. * Each amplifier drives a normally cutoff t rans is tor  (9 and %) to 
saturat ion to provide zero and one dr ive c i r cu i t s  a t  voltage levels  from 
0 to  +5 volts. 
to rs  t o  provide posit ive going aero and one and clock outputs. 
D. Address Sync Detector. 
Integrated o i rcu i t  gates 5 and A6 are  driven by the transis- 
The sync detector A2 i s  a Fairchild p A 7 1 1  integrated c i r a u i t  de- 
signed f o r  f a s t  recovery from saturation bias. 
but only one half i s  used. 
of the device, the single amplifier pA7lO version does not have as high an 
output voltage swing and the ~11711 i s  considered preferable. 
b i a s  and posit ive feedback a re  set  t o  sa tura te  the amplifier i n  the positive 
direction. 
back and threshold a re  summed at the non-inverting input and the address 
signal is applied from the input amplifiers through two diodes as a posit ive 
The PA711 is a dual amplifier 
While t h i s  appears as an inef f ia ien t  applicaiiion 
"he threshold 
The amplifier has a d i f f e ren t i a l  input and the posit ive feed- 
0 
8 
going waveform to the inverting input. When the address pulse (sync) is 
large enough the amplifier changes from posit ive to  negative saturation. 
The posit ive feedback provides some hysteresis so that the amplifier will 
not turnoff u n t i l  the input signal drops w e l l  below the threshold. 5 s  
gives added noise immunity f o r  the sync pulse. 
amplifier drives integrated ciruuit gates (A ) t o  provide positive going 
sync pulses a t  the integrated c i rcu i t  volt* level  (0 to  5 volts). 
The output of the sync 
3 
E. Sh i f t  & Storage Reaisters and Decode Bus Drivers. 
The s h i f t  and storage regis ters  and the decode bus dr ivers  are 
ent i re ly  integrated c i rcu i t s .  The reg is te rs  A7 through A25 consists of 
J-K f l ip f lope  type 945 and the bus drivers a26 through A35  a r e  932 buffer- 
gates. 
chi ld  are  made by various companies and d i f fe ren t  prefixes f o r  each manu- 
facturer  w i l l  appear before the 900 se r i e s  number. 
The 900 ser ies  integrated c i r cu i t s  or iginal ly  developed by Fair- 
The data is  clocked into the s e r i a l  reg is te r  redundantly with in- 
formation being supplied to  both s e t  and r e s e t  inputs. 
transferred i n  para l le l  from the s e r i a l  to BtorWe regis ter .  Really the 
storage r eg i s t e r  consists of ten independent f l ip-f lops . 
!?he data is then 
F. Address Prooessor Mechanical Design 
While general principles must be followed i n  the mechanical design 
of an encapsulated electronic c i r cu i t  the shape and type of component arrange- 
ment is  much to the discretion of the designer. The design chosen here con- 
sists of both cordwood and printed board construction. 
arranged i n  welded cordwood except integrated c i r c u i t  f l a t  packs which do 
not eas i ly  lend themselves t o  welded cordwood. 
A l l  components a re  
CorduoQd construction consists of parts located by two posit ion boards. 
Welding of the parts leads to  interconnecting nickle ribbons on the outside 
of the position boards forms the c i r c u i t .  A stack of s i x  pc boards are 
9 
located a t  one end and t i ed  into the cordwood submodule. These six boards 
oontain a l l  of the integrated c i rcu i t s  interconnected by buses inser ted 
In edge plated s l o t s  in the boards. The slots were intended to fmilitate 
assembly and repair, but the d i f f i cu l ty  in production of the slots probably 
more than offsets  gab. Ordinary plated-thru holes are recommended f o r  
the future. 
There is a heat si+ $a the cordwood area to  d is t r ibu te  heat to  one 
mounting bushing and a l l  flat-paaks have heat sinks to  remove heat to  the 
other  mounting bushing. 
eoooephere f i l l e d  potting of the module. 
This arrangerent allows the use of l o w  density 
Figure No. 4 ehowe a module prior 
t o  potting. 
0. Address Processor Specifications. 
address input impedance: 
address pulse amplitudes: 
number of decoder loads: 
addres a b i t  f requenoy : 
Supply voltages: 
7 K ohme approx. 
ones + 1.8 to  2.2 volts  
zeros - 1.8 t o  2.2 volts 
one sync + 3.7 to 4.4 vol ts  
zero syno - 3.7 t o  -4.4 vol ts  
32 
100 H to 1 MH 
+5 volts  2 10$ Q 300 m a  
-6 volts  - 0, + 1 volts  gY 20 ma 
+12 volts - 1 vol t ,  + 0 @ 20 ma 
10 
I' 
111. DIODE DECODERS. 
A. Electronic Desim and Operation. 
Figure No. 5 is a basic achematic of a diode decoder module. The 
. module consis ts  of five diodes welded together 88 shown. It w i l l  be noted 
that  each diode is shown connected t o  four decode buses. 
implied each group of f o u r  buses represent a l l  of the possible digita,l combin- 
at ions of two stages of the address storage regis ter .  
address each diode m u s t  be connected to  only one bus so the means of address 
select ion is to  cut all bus connections to  each diode except one. Hore 
precisely eaoh group of four buses represents 00, 10, 01, and 11 so i f  a 
code of 0000110101 is desired only the 00 connection is  l e f t  i n  each of the 
first two diodes, the 11 connection i n  the third and the 01 f o r  the fourth 
and f i f t h  diodes. 
As pev ious ly  
For any given 10-bit 
Por proper codes a l l  inputs to a matrix must go low. 
B. Mechnical Design. 
The modules are arranged with diodes welded together on end. The 
anode end is connected to  Wshaped wires which form four leads to  be plugged 
in to  sockets i n  the decoder buses. ‘&e cathodes a re  connected to  a common 
bus which bends to form another pin to  plug in to  a socket in  the decoder 
output bus. 
l a t e r .  The corners of the O-shaped wires a r e  al l  exposed fo r  cut t ing in 
the finished module to  determine the codes, the finished module i s  encapsulated 
i n  a poly urethane material. 
source which shows ten of these modules plugged i n  the mother board. 
A l l  buses and socket8 a re  on t h e  mother board to  be described 
Figure No. 1 3 i e  a photograph of the measuring 
12 
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C. Address Codes. 
The ten diode decoders supplied w i t h  the measuring source are ' 
The first b i t  l i s t ed  from the left composed of the codes l i s t e d  below, 
i s  the sync b i t ,  
1011100001 
0001010001 
1101110001 
1111110101 
010 1100001 
1011011001 
1001100101 
0001001101 
0010 11010 1 
14 
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IV. ANALOG SWITCH MODUJJS 
A. General Electronic design and Operation. 
The commutating switches used in this system are all intended t o  
perform l i nea r  or d o g  functions and are  hereafter referred to 88 d o g  
switches. 
of mechanical and electronic switches. 
gram are the re la t ive ly  new i n s u l a t e d  gate (K@) transistors.  
Commutation in the past has been done by various arrangements 
The switches chosen f o r  th i s  pro- 
These switches 
require low drive power, have high off  t o  on impedances r a t io s ,  contribute 
low o f f se t  voltage errors  and are normally "off" devices. 
small and require only the simplest of drive circui t ry .  
is  best defined along with c i r cu i t  design as is  done i n  the following para- 
They are physically 
Circuit operation 
GaPh * 
B. Circuit Design and Operation 
Figure No. 6 i e  a schematic diagram of the analog switch modules. 
Two modules a re  employed i n  the prototype measuring source. 
contains f ive  switch channels which could have been contained i n  a s i q l e  
module but physical proportions would not  have matched other module s i zes .  
Operation of each switoh channel i s  as follows: 
Each module 
A transducer (or other data source) charges capacitor C through one 2 
half  each of switchee $ and Q which a re  respectively located i n  each of the 
two tranducer l ines.  When a correct address is  received at the decoder in- 
put from the decoder matrix (via address processor), gate A 1  biases % on, 
with resu l t ing  consecutive turn  on of The turn on of % turns 
off  the input halves of % and Q 
This disconnects C form a l l  input common mode voltages leaving C charged 
to  the transducer voltage. 
5 
'$2 and Q3. 
thus disconnecting C from the transducer. 5 2 
2 2 
As the input halves of the switches open the 
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output halves of 
C2 t o  the amplifier input leads. 
the stored value of the transducer voltages without being connected t o  ex- 
and Qs are turned on by % thus connecting the capacitor 
Consequently the amplifier can now sample 
t e rna l  ground loops. The capacitor is sampled for an address period and 
reconnected to  the transducer at the end of the address. A l l  ten ohannels 
are al ike and m a y  be addressed i n  any sequence but no two simultaneously. 
The diode C 5  is connected to  an "OBtt bus to pov ide  a negative going 
pulse f o r  any correct addressj  this pulse operates a one-shot multivibrator 
i n  the amplifier as. explained i n  the amplifier section. 
C. Mechanical Desim. 
As i n  the case of the address processor, the analog switch madule 
is a combination of printed c i r cu i t  and welded cordwood modules. 
grated c i r cu i t  f l a t  packs are soldered to printed circuit boards and the 
discrete  parts are assembled i n  f ive  ident iaa l  submodules. 
No. 7 i s  aphotograph of the module pr ior  to potting. 
is encapsulated i n  eccosphere f i l l e d  epoxy. 
The inte- 
Figure 
The finished module 
De Specifications 
Sample voltage range -5 volt8 to +20 volts  (-10 with reduoed accuracy) 
Sample frequencpl kEz max with 10 K ohm source fo r  O.l$ system 
accuracy - f a s t e r  f o r  reduced accuracy. 
Sample time - 25 micro-seconds 
Power supply: 5 vol ts  2 10468 16 m a  
20 vol t s  2 1663 5 m a  
-15 vol ts  f 16 0 3 ma 
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Va BulYLIPIER MODULE 
A. Circuit  Design and Operation 
The amplifier module is constructed i n  accordance with the schematic 
diagram shown on Figure No. 8 . 
but an input shorting switch, a data bus dieconnect switch and a m u l t i -  
the module contains not only an amplifier 
. 
vibrator timing and switch driver c i rcu i t .  
The amplifier A1 is  a discrete component submodule model 
manufactured by Burr-Brown. The in te rna l  schematic of t h i s  
available but the device consists of an FET input stage and 
NO. 1952, 
amplifier is not 
transis t o r  output 
stages. 
is, the inverting input can be connected to  the output. This connection 
assures an overall  unity gain for  the application herein. 
only s t ab i l i ze s  the amplifier gain but assures extremely l o w  dc d r i f t  and 
high input impedance f o r  the non-inverting input. 
This amplifier is designed Eor use with lo@ negative feedback; t ha t  
The feedback not 
For the amplifier t o  have low dc-drift  and of fse t  the input impedances 
of the inverting and non-inverting inputs should be nearly equal. 
negative feedback, however, the non-inverting input impedance is  hi& and 
the inverting input impedance is  equal t o  the amplifier output impedance, 
which is  low. 
the d r i f t  of the amplifier w i l l  approach a minimum. Therefore, M Q Q  is  a 
shorting switch normally grounding the non-inverting input of the amplifier. 
'a4 is  opened for  data sampling periods and data i s  fed in to  the amplifier a t  
the non-inverting input. 
With 10% 
I f  the non-inverting inyut  i s  ground except f o r  sampling periods 
4 
Since a measuring source may be usea with other measuring sources con- 
65 connects the nected to  the same data bus a normally open switch "MOS" 
output of the amplifier to the data bus. 
sampling periods. 
The switch i s  closed only during 
+5v @-- 
-/5 v 
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5 Control of the swi t chhg  of shorting switch and l ine  switch 
is performed by a Fairchi ld  951 one shot  multivimator A and t rans is tors  
Q1' $ 1  and ~y \hen a correct  address i s  present for any of the analog 
switches the pulse praviously described present on the *'or" bus from the 
m a l o g  switch modules w i l l  trigger the "one shot". The one shot sa%urates 
2 
and Q3 thus turning off Q4, and turning on Q The sample time 
41, "2 5' 
determined by the "one shot" can be s e t  to approach the length of an 
address pulse, but by making t h i s  period s l i g h t l y  shor te r  than the min- 
i m u m  address time ever encountered, switch Q cm serve to  a l so  dump the 4 
sample capacitor, thus eliminating possible feed back o f  current  from a 
sampling capacitor i n to  ths transducer. The multivibrator a l s o  es tabl ishes  
a constant sample period f o r  the system regardless of the programmer clock 
frequency. For  t h i s  design the period i s  about 25 micro-seconds which 
l i m i t s  the system clock rate to  about 350 KC (10 b i t s  = 28.5 micro seconds 
a 
f o r  an address time), 
B. I*lechanical Design. 
Construction of  the amplifier module i; s t r i c t l y  welded cordwood 
with a l l  of the par t s  arranged between two position-boards. r'igure No. 9 
i s  a photograph of the assembled module pr ior  to potting. The finished 
module i s  potted i n  eccoJphere-filled epoxy. 
C . Specifications. 
Input impedance 1o1O ohms 
Input voltage - + 10 vo l t s  
Output voltage & current? 10 vo l t s  @ 20 m a  
Slew rate 10 v o l t s  per micro-second 
Power requirements t + 15  v o l t s  12 m a  typ ica l  
- 15 vo l t s  9 m a  typical  
+ 5 v o l t s  7 m a  typical  
21 

VI. Po-m SUPPLY 
A. General. 
A t  first appearances the power supply shown by the schemati0 diagrm i n  
figure No.& consists of a conventional s e r i e s  pre-regulatoq a dc to dc con- 
ver ter ,  secondary r ec t i f i e r8  and f i l ters  and some secondary regulation. On 
closer analysis, however, i t  w i l l  be seen that  the pre-regulator is not a 
conventional s e r i e s  regulator. The pre-regulator w i l l  be described first. 
B. Pre-remlator . 
!transistors &1 and C+ perform the function of a simple se r i e s  regul- 
a tor ,  however, t h e i r  action is  not  analog in  nature. 
are eibher saturated or  cutoff. 
feedback amplifier oonsisting of t ransis tors  Q , Q4, Q5 and the associated 
c i rcu i t s .  Operation is as follows: With no voltage across C Q i s  satur- 
ated by b i a s  r e s i s to r  R and i n  turn &2 and Q a re  saturated. C is thus 
charged exponentailly through L When the voltage of C is  great  enough to  
exceed the reverse bias voltage of L$ (provided by DE;) , Q5 and Q,+ saturate. 
The saturat ion of $ essentially "grounds" R 
turning off Q 3,  C$ and Q1. 
discharge8 in to  the load u n t i l  C voltage i s  reduced below the threshold of 
Instead,the t rans is tors  
This action is  accomplished by a non-linear 
3 
3 3  
3 1 3 
2'  3 
through Diode D effect ively , 3  3 
3 These t rans is tors  remain turned off while  C 
3 
3, and Q a re  turned on and the cycle repeated. %j0 At this point 1 
The combination of L2 and C 
some hystereeis f o r  proper operation. 
i s  selected emperically t o  give the c i r c u i t  
Exact equations f o r  the select ion 
3 
require computer solutions. 
energy from the 28 vo l t  level  to energy a t  a lower voltage. 
Basically the c i r c u i t  can be said to  convert 
I n  the case 
shown here the threshold of Q is  s e t  to  charge C to approximately 20 
volts. Flgure Roo 11 shows typioal waveform. 
5 3 
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Hf the input voltage is raised the periods of current flow shown in  Fig. 
N 0 . U  a re  reduced i n  time. 
Consequently the vo l twe  C 
Heduction i n  load w i l l  have the same effect.  
is held about constant. General design procedure 3 
is as follows: 
Select &1 and €$ f o r  high beta and adequate power handling r e l a t ive  
to  the load. 
low VcE sat the NPN t rans is tor  shown would not be necessary. 
the pound lead could be switched with a high power-high beta  NPR. 
Except f o r  the poor selection of power s i l i con  PNP's with 
If desirable , 
A v a i l a b i l i b  
of par ts  somewhat predetermined the design i l lus t ra ted .  B i a s  Q to  saturate 
% and with the maximum charging current anticipated. Reverse b i a s  
a constant temperature zener diode. Forward bias q 'with a r e s i s to r  divider 
network selected t o  overcome the reverse bias  a t  the desired voltage of C 
Diode D is added to  provide thermal compensation of VBE f o r  65. 
and C 3 
very short  time current flow a t  ma. input voltage. 
the ballperk but many combinations a re  possible. 
on ava i l ab i l i t y  and s ize  of par ts  is the shortest  design route. 
basic c i r c u i t  is  established other refinements can be added. 
3 
Qs 
3 
3.  
Select L2 6 
to  provide almost continuous current flow a t  minimum input voltage and 
c 
Calculations w i l l  es tabl ish 
A breadboard select ion based 
Once the 
I n  the design shown C1, C and L1 form an LC p i  network to  reduce RFI 2 
problems. D prevents the application of damaging reverse voltage t o  the 
c i rcu i t .  L and C form a decoupling network to reduce interact ion between 
the pre-regulator and the converter. 
1 
3 4 
The design of these f i l t e r s  i s  ra ther  
arbi t rary.  The lowest frequency roll-off was selected compatible with s m a l l  
s i ze  of parts. 
C. DC to DC, Converter. 
%e dc to  dc converter i s  quite conventional. Operation is s t r i c t l y  
based upon saturat ion of a square-loop core i n  a l te rna te  directions. "he 
turns per/volt for the transformer are determined from the following 
equation: 
f P osc i l la t ing  frequency i n  Hertz 
B = f lux  density ,in gauss 
A = Area i n  sq. cm. 
The frequsncy of osci l la t ion is arbi t rary but the h i a e r  the frequency 
t h e  smaller the uomponents. The upper frequency is  limited by core losses 
and possible swi tch ing  speed of the core material. 
was used i n  the design herein, can operate sa t i a f ac to r i ly  to  a t  l e a s t  10 k k *  
F e r r i t e  material 88 
Transistors Qs and 3. perform switching of current through alternate 
halves of the winding and Blo provides starting bias  f o r  the t ransis tors .  
DZ4, Rll complete the base emitter drive current path and C 
switching. 
adequate current r a t ing  and a voltage (VcE) r a t ing  of greater than twiae the 
speeds up 5 
Q6 and C$, are selected for low se3uration voltage, good speed, 
col lector  voltage. C18 and B reduce switching spikes. 27 
D. Secondary Circuits. 
All secondary rec t i f ica t ion ,  filtering and regulation is  conventional. 
All f i l t e r i n g  is capacitive and has been found adequate. 
employed on the secondary windings only when be t t e r  than 3$ regulation is 
required. 
and as low se r i e s  loss as poesible. 
about 2 vol t  Vcs but the gain w i l l  be low unless 49 (or &12) is  used aa a 
Regulation is 
The ser ies  regulators shown are designed f o r  constant input voltage 
The series tzaneistors can operate w i t h  
constant current load i n  the col lector  of qo thus providing a higher @ 
than could be obtained with a reais tor .  
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E. Mechanical Desim. 
The mechanical design is completely Kelded cordwood construction. 
Two position boards align all of t h e  parts. 
available the construction is ident ical  i n  type t o  the rest of the discrete 
modules. The finished module is e n c a p d a t e d  i n  silica f i l l e d  epoxy. The 
Although no photographs are 
s i l i c a  provides high thermal conductivity, 
a Mu-metal box fo r  electro-magnetic shielding. 
separately from the r e s t  of the modules i n  the finished multiplexer as shown 
i n  Figure No.13which is a photograph of the measuring source. 
The en t i r e  module is encased in 
The ent i re  module mounts 
F. Operating Specification 
Input voltage = 22 t o  40 volts DC 
Input average current = 140 ma 
Temperature Environment = - 55°C to  + 85°C 
Approximate Voltage pre-regulation = 2 2$ Q 20 vol t s  over t h o  
voltages .wad temperature range. 
Seoondary Voltage regulation: ;f 3,"o unregulated, about O.l$ with 
regulation. 
Overall effioiency: About 75% - ' t h e  largest loss is a t  the inte- 
grated c i r cu i t  voltage where diode rec t i f ica t ion  is the highest 
p loss. 
The supply can handle about 250 m a  average input current without 
design change. However, f o r  larger currents, some change i n  R and H might 
be required f o r  more drive. 
a l s o  be required i f  the current is much above 250 ma. 
2 3 
Some change i n  the L C time constant m a y  
2 3  
I n  addition, t h e  
b i a s  of  % and &r might need increasing f o r  currents greater than 250 ma. 
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V I 1 0  THE ASSBIBLED M U S U R I N G  SOURCE 
A. Electronic Desim. 
!be electronic design of the entire measuring source has been primarily 
discuaaed under the design of each module but a f e w  additional rules were applled 
to  m e a s u r i n g  source assembly. Modules uere arranged so that data input and 
output lead8 are as short  as possible to  avoid- noise BLokup. A l l  modules ex- 
cept the power supply were o o n s t m t e d  to  solder in a mother board, The power 
supply waa mounted separate t o  keep input dc c i r cu i t s  from the  mother board. 
Ground leads were made as large a8 pract ical  f o r  low noise. 
(primarily address) were placed close to  the supply to minimize high ground 
current noise i n  analog circui ts .  
Digital c i ruui te  
B. Mechanical D e s i g n  
Fi;ures  NO.^ and No.13 a re  photographe of the measuring source. 
The case i s  machined magnesium. 
the modules with each module being bolted through the mother board t o  the 
case fur thes t  from the connector. 
bolted to the case w i t h  an "Ot l - r ing  seal. 
removable top sealed w i t h  an flOtf-rirg. Input power leads and the diode 
modules a re  held i n  place by a poly-urethane foam pad, 
valve is located by the connector. 
inch epoxy glass pc board. 
The mother board is  supported on top of 
All inputs a re  through a single connector 
The box haa a so l id  bottom and a 
A pressure-f i l l  
The mother board is a double sided 1/1& 
The en t i r e  unit weigh8 about two and Ghree-quarter 
pound8 0 
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VIII. PlXFOaMCE AND TEST RESULTS 
A. General 
A t  the first assembly of the measuring source a l l  modules operated 
but there w a s  excessive noise upqn the data output. It w a s  f i n a l l y  estab- 
l i shed  tha t  the power supply had a high impedance short  from the primary 
s i d e  of the inver te r  t o  the secondary. Attempts were made to  "de-pot" 
the module and analyze the trouble but a l l  were unsuccessful. Final ly  a 
new power supply w a s  bui l t .  The new modrlle w a s  encapsulated without pro- 
blems. The basic noise observed i n  the f irst  module w a s  eliminated but 
the necessity f o r  fur ther  reduction of noise required encasement of the 
module i n  a Mu-metal box. With t h i s  shield and capacity coupling of the 
inver te r  secondary ground t o  the measuring. source case, v i r tua l ly  a l l  noise 
w a s  eliminated from the data  pulse. A l l  in i t ia l  t e s t s  of the multiplexer 
were then excellent. 
The accuracy requirements f o r  the systems as best  could be measured 
were m e t .  
resui ted from encapula t ion  of the m p l i f i e r .  
a ted by potentiometer adjustments b u i l t  i n  the c i r c u i t ,  but the external  
compensation of such er rors  i s  more re l iab le .  Even without compensation 
f o r  t h i s  of fse t  the requirement f o r  0.999$ absolute accuracy 2 10 MV 
appears t o  have been complied with. 
checked by d i f fe ren t ia l  comparison which could not be done with 100% 
assurance to be t te r  than about 0.2%. 
should be monitored with d i f fe ren t ia l  measurement of the da ta  pulse output. 
This i s  absolutely necessary t o  eliminate common mode noise. 
a t ion  of the system w i l l  require the same technique. 
There w a s  a seven mi l l ivo l t  offset  on the data  bus tha t  apparently 
This of f se t  could be elimin- 
The absolute accuracy measurement w a s  
It is  well to  s t i pu la t e  tha t  data  
Actual oper- 
It should be noted tha t  only the middle portion of the data  pulse 
i s  useable. About two and one-half micro-seconds of each end of the pulse 
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me disturbed by switching transients. 
of useable time fo r  rpodtOrbg* For example, an A to D converter m e y  be used 
This leaves about 20 micro-secmds 
as a monitor with a delay c i r cu i t  t o  start conversion at  the appropriate 
time a f t e r  the i n i t i a l  r i s e  of the data pulse. 
B. Ehvironmental Tests. 
Temperature shock, temperature cycling, moisture resistance,  snd 
vibration were performed i n  accordance with MSFC speoification Jpi60303. 
EN1 t e s t s  were performed i n  accordance with MIL-1-6181 D. The following 
peagraphs summarize the tests and resul ts .  
1. TemDerature Shook. 
The measuring source w a s  exposed t o  two cycles of temperature change 
from - 10°C to + 75°C both operating and non-operating with temperature 
changing and remaining a t  the proper times specified (5 minutes t o  change 
1 hour exposure f o r  each of the 4 cycles). No degradation i n  operation 
w a s  observed. 
2. Temperature Cyciing. 
The measuring source was exposed to  the complete cycle of temperature 
cycling. F i r s t  the temperature w a s  reduced to  - 20°C at the r a t e  of 10°C 
reduction per 5 minute interval  and maintained for 1 hour; then the box 
was returned t o  room temperature a t  the same r a t e  and maintained f o r  another 
hour. Then the temperature was raised to 85°C at  the same ra te .  During 
the first t e s t  the power supply in the u n i t  f a i l ed  at the end of the one 
hour at 85°C. A f i l t e r  capacitor shorted. The c i r cu i t  w a s  completely re- 
examined and no cause f o r  failure could be found but 88 a preoautionary 
measure the power supply w a s  rebui l t  w i t h  a higtter voltage capacitor at 
the point, of fa i lure .  
supply with no f a i l u r e  f o r  two aycles. 
The temperature oycle was repeated with the new 
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3. Moisture Resistance. 
The unit w a s  exposed to elevated humidity and temperature for a 24 
hour cycle as required. 
4. Vibration Tests. 
No degradation in uni t  operation resulted. 
The measuring soume was exposed to  sine and random vibration cycles 
on each axis in accordance with the specifications. Sinewave vibration w a s  
10 g along curve B of specification 5CRt60303, and random vibration w a s  in 
accordance with curve D at 20 g. During the  s ine t e s t  , resonances of 6Og 
to  80 g were observed on the cover of the unit f o r  a l l  axes. The most 
resonant points were between one and two kHz. No degradation in 
performance w a s  observed. The random vibration did not cause degradation in 
performance and no other pecul iar i t ies  i n  performance were otherwise ob- 
served. 
5. EN1 Tests. 
The measuring source was tested i n  accordance with MIL I-6181D as 
=edified by the contruct. Performance of the unit was not degraded by any 
conducted or radiated interference. However, the unit i n i t i a l l y  showed 
several  points of conducted interference and more of radiated interference 
between 15 MHz and 50 MHz. The unit was, as a consequence, modified with 
0.047 capacitom from +28 volts t o  the case and the 28 vol t  common to the 
case. These capacitors f i l t e r ed  the uni t  to  meet a l l  specifications. LIhile 
these capacitors were added ex terq l ly ,  on future construction they would 
be incorporated i n  the power supply. 
6. Altitude Tests. 
A requirement f o r  vacuum tes t ing  to  mm Hg could not be performed 
4 with available equipment. The test could have been ultimately run to 10 
m a  @ but confl ic t ing useage of vacuum chambers would have delayed delivery 
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of the end i t e m .  The s i tua t ion  u& discussed with the uustomer and it 
w a s  concluded that all the testg as specifiecbwould specifically prove 
the operation of the circuits in a vacuum, Since a l l  modules are en- 
capsulated and no high voltages e x i s t ,  successful results are almost 
completely predictable. 
t ha t  the t e s t ,  as could be performed, did not m e r i t  delay of equipment 
W i t h  this knowledge it w a s  mutually agreed 
delivery. A vacuum testgas real ly  in tendebwi l l  be performed at the option 
of the customer. The intent  of this 
on available cold plates  at MSFC and 
f i ca t ion  (possibly lo'? mm Hg wasn) t 
t e s t  w i l l  be to  mount the equipment 
evacuate in  acuordance with some speui- 
r ea l i s t i u )  and test f o r  proper thermal 
operation of  the measuring source. 
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1x0 COlICLUSIONS 
The r e su l t s  of contract NAS 8-20514 are  generally favorable to the 
construction of an Addressable Time Division Data System u t i l i z i n g  distributed 
measuring sources connected t o  a common address cable and to  a common da ta  
bus. 
might be i n  weight saving of cabling,further study has shown the weight 
savings i s  l i ke ly  secondary to f l ex ib i l i t y .  
i n  the respect that  instrumentation can be modified to  add or remove measure- 
men t s rapidly without extensive recabling. 
. 
While or iginal  studies showed t h e  greatest  advantages of  the system 
Great f l e x i b i l i t y  i s  realized 
Phases I and I1 established the technical and pract ical  f e a s i b i l i t y  
of the system. 
f l i g h t  hardware. 
requirements tes ted to. The only module f a i lu re  i n  the en t i r e  construction 
program w a s  the power supply. Since f i f t e e n  t o t a l  modules were constructed 
from commercial par ts  without a t e s t  program th i s  success can be considered 
almost remarkable. If a production program were to be undertaken a high- 
r e l i a b i l i t y  parts procurement program wtruld have to be recommended. 
Phase I11 has now established the constructabil i ty of 
The prototype hardware w a s  shown t o  meet a l l  of the design 
One feature  of the design tha t  would not be repeated f o r  another s ingle  
item pro$-am i s  the encapsulation of any module i n  an almost indestructable 
material such a8 proved to  be the case of the power supply. 
s i l i ca - f i l l ed  epoxy provided excellent and simple heat sinking and can be 
recommended fo r  production programs where the throw-away of defective units 
is not disasterous. 
par ts  appears more favorable . 
The use of 
For a one-time occasion select ive heat-sinking of "hot" 
The goal of a 0.1% system f o r  high leve l  monitoring appears en t i re ly  
practical .  Perhaps even more precision i n  the multiplexer is 
the source o f  7 mvoffset  voltage i n  the amplifier is  fur ther  
possible i f  
investigated. 
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l e  I This offset  need not necessarily be removed by the addition of poten- 
Wometers or other circuitry o r  changing in potting teohniques if the off- 
set can be established constant for a l l  modules. The test results  per- 
formed on the representative uni t  indicated the offset is not thermally 
changed which is  8 favorable indication of its repeatabilitg; 
All goals of  the contract are believed to have been accomplished. 
PBECAUTIOWS I N  SYSTEM APPLICATION OF "KEMEkSURING SOURCE I 
Various precautions must be observed i n  the application of the measuring 
source if the potent ia l  accuracy capability is  t o  be achieved. The instru- 
ment can be used i n  several system configurations but a penalty w i l l  be 
paid i n  increased noise and increased e r ro r  i f  cer ta in  procedures must be 
violated. It w i l l  be up t o  ihe discret ion of the user as t o  the application 
i f  a l l  t h e  ru l e s  are known. 
The measuring source i s  designed f o r  lowest noise e r ro r  when a system 
of ground i so la t ion  is used. A l l  transducer leads are normally isolated 
,. from the ground by the double bus switching of commutating switches. If 
desirable the common lead of a l l  transducers can be grounded to  the measuring 
source ground, but oommon mode noise e r rors  can resu l t .  The address bus 
a l s o  has ground i so la t ion  achieved by the d i f f e ren t i a l  amplifiers. 
system can be operated with address common input grounded but a lso w i t h  the 
0 Again the 
probabili ty of increased noise. 
measuring source. 
The data  bus common i s  the ground of the 
For proper i so la t ion  this ~ G * Z ~ I C ~  shztlld be carr ied to  a 
d i f f e r e n t i a l  amplifier or  transformed at the monitoring unit. Common grounds 
between these boxes can add noise t o  the data pulse. 
I n  addition t o  observing proper grounding, correct  loading of the data 
bue i s  necessary. If 0.1s accuracy i s  required without cal ibrat ion,  the 
load should not be l e s s  than 30 k-ohms; however i f  ca l ibra t ion  is  p e d s -  
s ib l e ,  the load may go as low as 10 K-ohms and accuracy w i l l  s t i l l  be good 
over the temperature environment. 
10 K-ohms without accuracy impairment a t  a 1-Hz sample rate .  
The source impedance a l s o  cannot exceed 
I f  the sample 
rate does not exceed 100 Hertz the transducer impedance may be as high as 
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APPENDIX B 
A breadboard programmer was desiped f o r  the study portion of the 
!l!his programmer was des-ed to  supply 8-bit addresses but the contract. 
current prototype equiment requires ten b i t  addresses. 
f lex ib le  10-bit conversion of the or iginal  programmer would require exten- 
s ive modification, a modification to  convert the programmer to  limited 
ten-bit use is not d i f f i a u l t ,  The conversion results i n  a 256 address 
program wherein the ninth and tenth b i t s  are the same for all addresses. 
A11 1024 codes a re  possible by manually switching the last two b i t s ;  so 
the t o t a l  program r ea l ly  consists of four individual 256 code programs. 
Figure No. B-1 shows a ten  b i t  counter to  be constructed i n  place of 
Figure No. B-3 
dhile a completely 
the exis t ing eight b i t  counter shown on Figure No. B-2. 
shows an extension to the output s h i f t  r eg i s t e r  which m u s t  be inserted i n  
exis t ing zirclri tryt  as shown by Figure No. B-4. 
tabulates a l l  wiring changes. 
Figure No. B-1 also 
Figure No. B-5 is a new timing diagram. 
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C L  
ADD N E W  CARDS 
c9 m P  Flop 
C 1 0  GATE 
C l l  GATE 
C 1 2  GATE 
REMOVER VIRES 
C5-H B26-L 
C 5 - J  c14 
9=EEi 
C10-P Cg-V 
Al-N 
C l 0 - 8  
C l 0 - 9  
C l o - 1 0  
c10-11 
C10-T  
C l o d  
C10-I( 
c10-L 
C10-E 
C10-D 
c1o-c 
C10-H 
C l 0 - A  
C10-A 
C10-A 
C10-A 
c10-u 
cg-18 
C l W  
C l o d  
A3-R 
A3-U 
A3-U 
cio-16 
C l o - 1 2  
C l O - 1 3  
C l 0 - n  
c10-I 
c10-6 
c i s 5  
c1O-P 
cio-18 
C l O - 1 4  
C l O - 1 5  
c10-P 
C l 0 - 4  
c10-u 
C10-A 
C10-A 
C9-17  
c1o-c 
A3-N 
C10-B 
c10-u 
C10-A 
Ct&A 
C9-15  
C6-6 
cio-n 
c10-3 . 
C l l - 6  
C11-H 
C11-H 
c11-8 
c11-9 
C11-F  
C l l - E  
C11-D 
c11-c 
C l l - 1 0  
c11-11 
C11-K 
C l 0 - J  
C l l - u  
C l l J  
Cg-14 
C l l - A  
C11-A 
C5-K 
C 5 - J  
(210-4 
C9-R 
C11-A 
C11-A 
c9-12 
Cll-K 
U - U  
C U - 6  
Cll-5 
C l l - 1 2  
cii-13 
cii-n 
cii-n 
cii-16 
c9-n 
c11-15 
C11-14  
C l l - P  
c11-L 
c11-u . 
c9-s 
C l l - E  
C l l - A  
C11-A 
c11-# 
c9-11 
C l l - Y  
c1-4 
C l l - A  
c11-A 
C11-E 
c11-P 
. ~11-18 
cii-3 
C11-4  
c12-8 
C12-9  
C12-H 
C 1 2 - 8  
c12-s 
C12-F  
C12-E 
c9-13 
c11-u 
A23-re 
B i t  9 Sue 
C12-A 
C12-A 
C 1 2 J  
c12-Y 
B i t  10 SY. 
c9-io 
cii-3 
IMEB 8-BIT  TO 1 0 - B I T  C O m E R s I O Y  
c12-10 
c12-11 
C12-K 
C12-K 
c12-u 
c12-c 
C12-D 
c12-1c 
c12-u 
c12-6 
C U * A  
C12-A 
c12-1 
cg-L 
c12-u 
Q3-8 
c12-u 
C12-A 
C12-E 
c12-n 
FIGURE B-1 
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c1 
MODIFY PER FIGURE NO. B-1 
I---- - - - - - - - - - 
I B1 Bz 
I I 1 I 
s1 
1 
To 
Al0-D 
I 
WlO Wl1 
d 
e 
I -  
meting 
PR- ~-BIT TO 10 
FigPu. I 
Bll-D 
C11-Y =  
I' 
1 
Q 
9-11,] 
10 
4 94 f+pbP 
c12-6 %g-L 
i 
i 
1 
BIT COBIVERSION 
0.  B-3 
D e l  
A22-R 
HODIPICATION M 4 
, Figure R 
- 
*4 C4-E 
A, C4-D 
I 
t 
i ,  
i 
IIuert CKT. 
A 
-2 
BIT P- 
I 
I 
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APPENDIX C 
'in No. Function 
11 Data Input Inverter 
CONNECTOR PIN IDENTIFICATION 
Non-Inverted 1 1 2  
Appendix D references a l l  production drawings which completely describe 
the measuring source. 
identifies all connector pins of the measuring source. 
However, for a quick reference t h e  following table 
I 
Conneutor Besignation 
J1 
3 
4 
I W  
NON- I"J 
5 
6 
INV 
NON-INV 
7 
0 
INV 
NON-INV 
9 
10 
INV 
NON-INV 
I 
I 
11 2
NOW-iNV I INV 
13 
14 
INV 
NON- INV 
15 
16 
INV 
NON-IRV 
17 
18 
INV 
NON-IW 
7 INV 
N O N - I ~  19 20 
21 Data Bue 
22 
23 
24 
26 
27 
28 
Data Bus Common 
Address 
Address Bus Common 
+ 28 Volts 
+ 28 volt  common 
Chassis Gnd. 
44 
A Y B N D I X  D 
i 
The following is  a l i s t  of production drawings f o r  the construction 
of a measuring source. These drawings are not included as a part of this 
repor to 
NAS 8-20514 - 1 
11 
12 
13 
21 
23 
24 
25 
26 
27 
28 
29 
31 
32 
33 
34 
35 
36 
41 
42 
43 
44 
45 
46 
54 
61 
63 
64 
65 
73 
74 
75 
76 
93 
94 
F I N A L  ASSEMBLY 
CHASSIS 
COVER 
MOTHERBOARD 
ASSY. - ADDRESS PIODUIZ 
WELDED MODULE-DETAIL ASSY. - ADDRESS 
BUSHING A 
BUSHING B 
DETAIL ASSY. - HEAT S I N K  A 
DETAIL ASSYO- liEkT SINK i3 
JETAIL ASSY. - HEAT S I N K  C 
INSULATOR 
dSSY.  PRINTED d I R I N G  BOARD NO. 1 - ADDRESS MOD. 
ASSY. PRINTED WIRING d0Ad.D NO. 2 - ADDBESS MOD. 
ASSY. PRINTED KIXCNG BOARD NO. 3 - ADDRESS MOD. 
ASSY 0 4 - AD3RESS MOD 0 
ASSY. PRINTED WIRING dOAriD NO. 5 - ADDRESS MOD. PHINTED WIRING BOARD NO0 
BSSY. PRINTED WIRING BOAiiD NO. 6 - ADDRESS MOD. 
PRINTED WIRING lj0AR.D NO. 1 - ADDRESS MOD. 
PRINTED MIRING BOARD NO0 2 - ADDRESS HOD. 
PIIINTED WIRING BOARD NO. 3 - ADDRESS MOD. 
PRINTED WIRING MAHI) NU. 4 - AEDIlESS #09. 
PRINTED WIRING BARD NO. 5 - ADDRESS MOD. 
PRIBTED Mb3ING B0A.ii.D NO. 6 - ADDRESS MOD. 
MOUNT-FLAT PACK 
WELDED MODULE-DETo ASSYO-RIMER SUPPLY 
INDUCTOB 
TRANSFOBMER 
PLATE-HEAT SINK 
WELDED NODULE-ANALOG S J I T C H  
INI’ERCONNECT BOARD-ANALOG SWITCH 
PRINTED dIRING BD. ASSY. - ANALOG Sr l ITCH 
PRINTED WIRING BOBiiD - ANAL;OG SWITCH 
THEMOSETTING CASTING R E S I N  - HIGH DENSITY 
1”ZZMOSETTING CASTING R E S I N  - W J  DENSITY ! 
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